## **Amendments to the Claims:**

This listing of claims will replace all prior versions, and listings, of claims in the application:

## **Listing of Claims:**

Claim 1 (currently amended). A [[PLL]] phase locked loop circuit comprising:

- a phase comparator for comparing a reference frequency of an external clock signal with a comparison frequency of a comparison clock signal;
  - a filter for filtering an output signal from the phase comparator;
- a [[VCO]] <u>voltage controlled oscillator</u> for generating a clock signal [[of]] <u>having a</u> frequency proportional to a DC signal from the filter;
- a prescaler for selectively dividing [[the]] <u>an</u> output clock signal from the voltage <u>eentrol</u> controlled oscillator by using at least two <u>or more</u> division ratios;
- a program counter for dividing an output signal from the prescaler [[with]] by a predetermined division ratio[[,]] and outputting the comparison clock signal having the comparison frequency;
  - a swallow counter for controlling the division ratio of the prescaler; [[and]]
- a controller for controlling the prescaler by using output signals from the program counter and the swallow counter; and
- <u>a control signal generator</u> for outputting a control signal to control frequency division of the [[VCO]] <u>voltage controlled oscillator</u> by using set points of the prescaler, the swallow counter, and the program counter.

Claim 2 (currently amended). The [[PLL]] <u>phase locked loop circuit</u> according to claim 1, wherein the prescaler is set at <u>large</u> a <u>larger</u> one of the <u>at least</u> two <del>or more</del> division ratios while the swallow counter operates.

Claim 3 (currently amended). The [[PLL]] <u>phase locked loop circuit</u> according to claim [[2]]1, wherein the prescaler is set at <u>small a smaller</u> one of the <u>at least</u> two-or more division ratios [[when]] <u>after</u> the swallow counter counts a <u>pulse by number of pulses</u> <u>corresponding to</u> the set point[[.]] <u>of the swallow counter.</u>

Claim 4 (cancelled).

Claim 5 (currently amended). The [[PLL]] <u>phase locked loop circuit</u> according to claim [[4]]1, wherein the <u>decoder control signal generator</u> is configured using [[the]] <u>a</u> bit number of <u>output bits</u> <u>the control signal</u>, the whole counter set point, the swallow counter set point and the program counter set point.

Claim 6 (currently amended). The [[PLL]] <u>phase locked loop circuit</u> according to claim 5, wherein the bit number of <u>the control</u> <del>output</del> signal is determined by determining <u>a</u> voltage profit of the [[VCO]] <u>voltage controlled oscillator</u> when the set point of the prescaler is set,

wherein the whole counter set point of corresponding frequency is determined, <u>and</u> wherein the swallow counter set point and the program counter set point corresponding to the whole counter set point are determined.

43.